SN74ALVC7813-20DLR全国供应商、价格、PDF

您所在的位置: 首页 > IC > SN74ALVC7813-20DLR
品牌:
地区:
详细参数:
型号 厂家 封装 批号 精确
  • 深圳博创伟业科技有限公司 电话:0755-83256425/83202035/83256474 1001分-2000分
  • SN74ALVC7813-20DLR
  • TI
  • 原厂原装
  • 2010
  • 假一赔十 优势货源 特价销售
  • QQ:465636869QQ:1538145859QQ:501667500MSN:szbircom06@hotmail.com
  • 深圳市沛翔科技有限公司 电话:0755-82871573-606/0755-82871573-602 2001分-3000分
  • SN74ALVC7813-20DLR
  • TI
  • 原厂原封装
  • 08+
  • 进口原装,特价供应,可售样品
  • QQ:1016115264QQ:543205359QQ:454379267MSN:james888.com@hotmail.com
  • 嘉阳电子(香港)有限公司 电话:0755-0755-61534507/25099939/25924972 2001分-3000分
  • SN74ALVC7813-20DLR
  • TI
  • 56-SSOP
  • 0812+
  • ★特价正品!全新原装!请来电咨询详情!★
  • QQ:980479339QQ:310824479MSN:lei.008@hotmail.com
  • 全选

SN74ALVC7813-20DLR PDF下载

  • 大小:231K
  • 厂家:Texas Instruments
  • 描述: The SN74ALVC7813 is suited for buffering asynchronous data paths up to 50-MHz clock rates and 13-ns access times. This device is designed for 3-V to 3.6-V VCC operation. Two devices can be configured for bidirectional data buffering without additional logic. The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2\ is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN\, OE1\, and OE2\ are low and output ready (OR) is hi...

轻松采购五部曲

  • 1.查找资源
  • 2.洽谈对比
  • 3.签订合同
  • 4.打款验货
  • 5.交易成功

相关型号推荐   A B C D E F G H I J K L M N O P Q R S T U V W Y Z 0 1 2 3 4 5 6 7 8 9

SN74ALVC7813-25DL SN74ALVC7813-25DLR SN74ALVC7813-40DL SN74ALVC7814 SN74ALVC7814-25DL SN74ALVC7814-40DL SN74ALVC7814-40DLR SN74ALVCF162834DL SN74ALVCF162834GR SN74ALVCF162834LR SN74ALVCF162834VR SN74ALVCF162835DL SN74ALVCF162835G SN74ALVCF162835GR SN74ALVCF162835LR SN74ALVCF162835VR SN74ALVCH1162344DGGR SN74ALVCH161901DGGR SN74ALVCH162 SN74ALVCH162244